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[57] ABSTRACT
A train of ultrasonic pulses is beamed into the body of
an animal. Organs intercepted by said beam reflect
echo pulses with a train of such echo pulses following
each transmitted pulse. An electronic gate having a
variable width and a variable time delay relative to the
transmitted pulse is utilized for selecting echoes de-
rived from certain portions of the organs correspond-
ing to a certain depth of penetration and for excluding
echoes derived from other organs or portions of or-
gans. The integral of the echo signals received within
the first half of the gate period is subtracted from a
corresponding integral of the echo signal received dur-
ing the second half of the gate to derive an error signal
for controlling the time delay of the gate. In this man-
ner, the selected echo signal is always maintained in
the center of the gate.
2 Claims, 6 Drawing Figures
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ULTRASONIC BIOMEDICAL MEASURING AND
RECORDING APPARATUS
GOVERNMENT RIGHTS
The invention described herein was made by an em-
ployee of the United States Government and may be
manufactured and used by or for the Government for
governmental purposes without the payment of any
royalties thereon or therefor,
DESCRIPTION OF THE PRIOR ART
10
Heretofore, ultrasonic biomedical measuring and re-
cording devices have employed electronically con-
trolled gates between the echo receiver and display ele- 15
ment for selecting certain echoes having a certain delay
following each transmitted ultrasonic pulse for observ-
ing movements of certain portions of an organ, such as
a valve of the heart with time. Such prior ultrasonic
measuring devices have also included an automatic 20
gate depth control circuit which attempted to center
the selected echo signals within the gate interval for im-
proving the signal-to-noise ratio of the ultrasonic mea-
suring and recording apparatus. Such a prior art system
is disclosed in U.S. Pat. No. 3,238,767 patented Mar. 25 respective portions of the circuit of FIG. 1 delineated
8, 1966. by the lines 5A—5A and SB—SB, respectively.
charging the capacitor during the second half of the
gating interval to derive an error voltage on the capaci-
tor at the end of the gating interval, such error voltage
being employed for controlling the time delay of the
gate.
Other features and advantages of the present inven-
tion will become apparent upon a perusal of the follow-
ing specification taken in connection with the accom-
panying drawings wherein:
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic block diagram of an ultrasonic
biomedical measuring and recording apparatus incor-
porating features of the present invention,
FIG. 2 is a composite waveform diagram depicting
certain waveforms at certain locations in the circuits of
FIG. 1 and 5,
FIG. 3 is a waveform of an echo after squaring, and
depicting the echo position within the gate interval,
FIG. 4 is an analog trace of the output signal of the
biomedical measuring and recording apparatus of
FIGS. 1 and 5 showing two cardiac cycles of the mitral
valve displacement, and
FIGS. 5A and SB are detail circuit diagrams for those
30
In this prior device, the first peak of the selected echo
was detected and its position relative to the center of
the gating interval was employed for deriving an error
signal for centering the first peak of the selected echo
within the gating interval.
The problem with this prior art scheme is that the
first peak of the echo signal may not occur in the center
of the selected echo signal. If the echo signal is not cen-
tered in the gating interval, the gate must be wider than 35
necessary and may, therefore, pick up echo signals
from other reflective elements not under observation.
In addition, if the gating period is too narrow, desired
signal is lost.
Since the typical echo signal contains a plurality of
peaks it is desired to obtain a method for controlling
the time delay of the gating interval so that the echo
signal is centered within the gating interval.
SUMMARY OF THE PRESENT INVENTION 45
The principal object of the present invention is the
provision of an improved ultrasonic biomedical mea-
suring and recording apparatus.
In one feature of the present invention, the electronic
gate which selects the desired echoes to be observed
has its depth or time delay relative to the transmitted
pulse automatically controlled by measuring the se-
lected echo signals during the first.and second halves
of the gating interval and subtracting one from the
other to derive a difference or error signal which is em-
ployed for controlling the time delay of the gate, such
that the gate interval is centered with respect to the de-
sired echo signal.
In another feature of the present invention, the se-
lected echo signal is integrated during the first and sec-
ond halves of the gating interval, the second half inte-
gral being subtracted from the first half integral to de-
rive an error signal for controlling the depth of the gate.
In another feature of the present invention, the se-
lected echo signal is employed for charging a capacitor
during the first half of the gating interval and for dis-
50
55
60
65
DESCRIPTION OF THE PREFERRED
EMBODIMENTS
Referring now to FIG. 1, there is shown, in block dia-
gram form, an ultrasonic biomedical measuring and re-
cording apparatus incorporating features of the present
invention. The measuring apparatus includes an ultra-
sonic transducer 2 coupled to the skin 3 of an animal
under observation, such as a cardiac patient. The trans-
ducer 2 is positioned to direct its beam of ultrasonic
wave energy into a portion of the body under observa-
tion, such as-the heart 4 of the patient.
An ultrasonic transmitter 5 energizes the transducer
2 with a train of pulsed high frequency energy for excit-
ing the transducer 2. In a typical example, the ultra-
sonic transmitter S excites the transducer 2 with pulses
of high frequency energy, as 10 MHz, with a pulse du-
ration of one to several microseconds and a pulse repe-
tition frequency of 1,000 pulse per second. Echoes re-
ceived after each pulse of ultrasonic energy as pro-
duced by interception of the ultrasonic beam by vari-
ous organs or portions of organs within the body, are
picked up by the transducer 2 and fed to an ultrasonic
receiver 6. In the receiver, the echo signals are ampli-
fied and thence into the input of an ultrasonic biomedi-
cal measuring and recording circuit including, a video
detector (See FIGS. 5A and SB for circuit details) to
produce a train of video echo pulses, as shown in wave-
form b of FIG. 2. As an example, waveform b of FIG.
2 shows the typical reflected ultrasonic echo from a
heart. Point A in waveform b is the center of the group
of echoes reflected from the anterior (near) heart wall,
whereas point B is the center of the group of echoes re-
flected from the mitral valve, and point C is the center
of the echoes from the posterior (far) heart wall.
The video echoes are fed from the video detector 7
to the input of a squaring amplifier 8 which squares
each group of echoes in the manner as shown in wave-
form d where the waveform shown therein is the
squared group of echoes from the mitral valve. The
other groups of echoes are similarly squared. The out-
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put of the squaring amplifier 8 is fed through a diode val is an error signal which is fed through a dump
gate 9 which selects, via a delayed gating interval (win- switch 19 to an active lowpass filter 21 and thence to
dow), the desired squared echo signal to be observed. the gate depth and width generator 11 via a second
switch 22. The gate depth or delay is controlled by the
The diode gate 9 is controlled from the output of a 5 error signal. Upon transmitting of the next ultrasonic
gate depth and width generator 11 which is triggered pulse, a sample of the transmitter signal is fed to the
from the transmitted pulse derived from the ultrasonic dump switch 19 for discharging the error voltage from
transmitter 5 and transducer 2. A controllable time the integrator of the automatic gate depth control 18
delay circuit within the gate depth and width generator such that automatic correction of the gate depth is
11 control the time delay of opening of the gate 9, and 10 achieved for each transmitted ultrasonic pulse,
the width of the gate interval, relative to the leading A mechanical linkage 23 is provided between the
edge of the transmitted ultrasonic pulse. gate depth and width generator 11 and the automatic
The gated signal output of gate 9 is fed to a pulse am- gate depth control 18, such that an adjustment of the
plifier 12 and thence to a flip-flop 13 which controls an width of the gate signal, by adjusting an RC time con-
integrator 14. More particularly, the leading edge of 15 slant within the gate depth and width generator 11,
the selected echo pulse, derived from the output of the produces a like change in the one-half gate width con-
pulse amplifier 12, is differentiated to derive a signal trol portion of the automatic gate depth control unit
for switching (resetting) the flip-flop 13 in the manner 18.
as shown by waveform e of FIG. 2. When the flip-flop Referring now to FIGS. 5A and SB, the biomedical
13 is reset by the leading edge of the selected echo 20 measuring and recording circuit 10 will be described in
pulse, it stops the flow of current to an integrator 14, greater detail. The ultrasonic echo signal output of the
such integration having been commenced by a sample receiver 6 is video detected and impedance trans-
of the transmitter signal derived from transducer 2, formed by video detector 7 and emitter follower 25.
which initially set the condition of the integrator and The echo signal waveform at the output of the emitter
flip-flop 13. 25 follower 25 (See waveform 2 b) comprises all of the
Thus, the charge or voltage on the integrator 14 is in reflected echo signals from the organ under observa-
proportion to the time delay between the sending out tion, such as the heart, which are detectable by the ul-
of the transmitter pulse and the receipt of the selected trasonic transducer 2 and which have been amplified
echo. The DC level on the output of the integrator 14 by the receiver 6 and detected by video detector 7. The
waveform / is then a measure of the distance from the 30 video signal at the output of the emitter follower 25 is
transducer to the element under observation. This DC sliced by a rejection control 26 in the video detector 7
level is held until the next ultrasonic transmitter pulse to remove base line noise. The output of the emitter
is beamed into the animal under observation. On send- follower 25 is thence fed to a squaring amplifier 8 for
ing out of the next transmitter pulse, a sample of the amplification and pulse shaping by squaring amplifying
transmitter pulse is applied to the integrator 14 for 35 transistors 27 and 28 whose collector outputs are gated
dumping the charge on the capacitor. to an emitter follower 29 via diode gate 9 for selecting
Thus, the DC voltage level, determined by the dis- a certain echo, such as echo B of waveform 2 b. The
tance from the transducer to the organ under observa- waveform for the squared, amplified, and gated se-
tion, is held on the integrator 14 for most of the period lected echo is as shown in waveform d of FIG. 2 and as
between successive transmitted pulses. This DC level 40 shown by the waveform of FIG. 3.
varies with movement of the organ or portion of the The gate depth position, i.e., the time delay of the
organ under observation. The DC level is passed from gate interval relative to the transmitted pulse, is con-
the output of integrator 14 through an active lowpass trolled by a timing pulse from the ultrasonic transmitter
filter 15 to a recorder 16 which records the time fluctu- that saturates switch transistor 31 in the gate generator
ations in the movement of the organ under observation. 11 to discharge a capacitor 32 for turning off switching
A typical recording of the mitral valve displacement for transistor 33 to which capacitor 32 is coupled via the
two cardiac cycles is shown in FIG. 4. base of transistor 33. Upon discharge, capacitor 32
For improved signal-to-noise ratio, it is desirable that starts integrating through gate control resistors 34 and
the gate depth, initial time delay, be automatically con- 35 until the reverse bias on switch transistor 33 be-
trolled to maintain the position of the selected echo sig- comes forward biased to saturate switch transistor 33
nal within the center of the gate interval and that the for discharging a second capacitor 36, thereby turning
gate interval be as narrow as possible to exclude unde- off switch transistor 37 coupled to capacitor 36 via the
sired echoes from other organs within the body. Ac- base terminal of transistor 37. Upon discharge, capaci-
cordingly, switch 17, at the output of the pulse ampli- tor 36 starts integrating through gate width control re-
fier 12, is closed for directing a sample of the squared sistors 38 and 39 until the reverse bias on switch tran-
and selected echo pulse to an automatic depth gate sistor 41 becomes forward bias saturating switch Iran-
control 18 via line 20. sistor 37 and generating a pulse, whose time delay from
The automatic gate depth control 18 includes an in- the timing pulse (transmitter pulse) is determined by
tegrator and a circuit for dividing the gate width into ,„ the gate depth control resistances 34 and 35 and the
two half gate width intervals. The selected echo pulse gate depth control capacitance of capacitor 32, as
amplified is integrated for one-half of the gate interval shown by the gate waveform c of FIG. 2.
by the integrator within the automatic gate depth con- The gate pulse width is determined by the gate width
trol 18. During the next one-half of the gate interval the control resistance of resistors 38 and 39 and the capaci-
charge stored on the integrator is discharged in accor-
 65 tance of gate control capacitor 36. The pulse output at
dance with the amplitude of the echo signal appearing the collector of switch transistor 37 is inverted and
in the second-half of the gate interval. The voltage re- shaped by switch transistor 41. The DC output level of
maining on the integrator at the end of the gating inter- switch transistor 41 is DC level shifted by a switch Iran-
, . • - „_ . , -. 3,802,253
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sistor 42 to produce the gate control output pulse. The Referring now to FIG. SB, there is shown the auto-
output pulse from switch transistor 42 is fed to control matic gate depth control for automatically centering
the diode gate 9 to bias gate diode 43 to an off or non- the gate interval at the center of the selected received
conductive condition and diode 44 to a forward con- echo signal. More particularly, switches 17 and 22, at
ducting state for passing the positive squared echo sig- 5 the input to the flip-flop 13 and at the control input of
nal of waveform 2 d to the emitter follower stage 29. the gate generator 11, are closed to positions b
When the gate pulse terminates, switch transistor 41 is respectively. A sample of the gate pulse derived from
biased off, thereby saturating switch transistor 42 to the output of gate transistor 41, in the gate depth and
forward bias gate diode 43 and reverse bias gate diode width generator circuit 11 is coupled via line 65 to the
44 to an off state, such that no echo signals can be con- 10 base of switch transistor 66 in the automatic gate depth
ducted to the emitter follower 29. control circuit 18. Simultaneously, the initiating pulse
The shaped echo signal, that passes through the for- for the gate pulse, derived from the output of transistor
ward biased diode gate 9 and through the emitter fol- 33, is coupled via line 67 to capacitor 68 in the auto-
lower 29, is inverted and shaped by switch transistor matic gate depth control 18, for discharging capacitor
45. The leading edge of the squared and inverted echo 15 68 and biasing off switch transistor 69 which has its
pulse is differentiated by differentiating capacitor 46 in base coupled to capacitor 68.
the input of the flip-flop 13 for changing the state of the Capacitor 68 begins charging through one-half gate
flip-flop transistors 47 and 48 at point h to a conductive control resistors 71 and 72. The values of resistors 71
state, thereby turning off an integrator control resistor and 72 are selected to be one-half the value of the gate
49, current source transistor 51 and capacitor 52. The 20 width control resistors 38 and 39, in gate generator 11,
turn oh of the flip-flop 13 is shown in waveform e of in order to generate a pulse having a width equal to
FIG. 2. Turning off of the integrating capacitor 52 is one-half of the gate interval when switching transistor
shown by waveform/of FIG. 2. The output of the inte- 69 becomes forward biased. The output of switching
grating capacitor 52 is impedance coupled by emitter transistor 69 is shown by waveform g of FIG. 2. Gate-
follower transistor 53 to the low-pass filter 15 which 2;> width-control resistor 39 and the one-half gate control
comprises an operational amplifier 54. The output of resistor 72 are mechanically linked together via me-
the operational amplifier 54 comprises the new DC chanical linkage 23, such that a variation of the gate
level shown in waveform /of FIG. 2 and is thence fed width control 39 produces a like variation in the one-
to the analog recorder 16 for recording as a function of half gate width control 72.
time. 30 The output of transistor 69 is coupled to the base of
The potential on the integrating capacitor 52 is pro- switching transistor 73 for turning on transistor 73. The
portional to the passage of time between the transmit- squared and gate selected echo signal appearing at the
ter or timing pulse and receipt of the first echo signal output of the emitter follower 29, which follows the
within the gate interval. This potential is held on inte- diode gate 9, is coupled via line 74 to the base of switch
grating capacitor 52 until the next timing pulse in the ^ transistor 75 such that the leading edge of the gate se-
transmitted ultrasonic sequence. Upon receipt of the lected video echo signal turns on switch transistor 75
next timing pulse, which is applied to the input of an corresponding to point B of FIG. 3. This allows a con-
SCR switch configuration consisting of transistors 55 slant current from diode 76 to flow through switching
and 56, switching transistors 55 and 56 are switched to transistors 75 and 73 to charge an integrating capacitor
a conductive state for discharging the voltage on capac- 40 77 to a negative potential. At the center of the gating
itor 52. Switching transistors 55 and 56 revert to an off interval, switching transistor 69 turns off and reverse
state when the discharging current from capacitor 52 biases a diode 78 which turns off a switching transistor
drops below the holding current value for the transis- 79 turning on switch transistor 81. The gate signal pres-
tors 55 and 56. ent at the base of transistor 66 turns off transistor 66
The timing pulse signal also triggers the flip-flop 13 which in-turn turns on switching transistor 82.
to its off state via input control line 57 as shown in The squared and selected echo pulse on line 74 is in-
waveform e of FIG. 2, to initiate current integration by verted by transistor 83 which turns on transistor 84 cor-
storage capacitor 52, and the sequence repeats itself as responding to point C of FIG. 3, which is the center of
aforedescribed. • the gate interval. A constant current from diode 85
If the echo signal, within the gate interval, should dis- flows through transistors 84 and 82 for charging inte-
appear, the flip-flop 13 is reset by the trailing edge of grator capacitor 77 toward a positive potential. Thus,
the gate signal. The gate trailing edge is differentiated as shown in waveform i of FIG. 2, the potential on inte-
by capacitor 58, in the gate depth and width generator grating capacitor 77 is charged toward a negative po-
11 at the output of transistor 42. The differentiated tential during the interval from point B to point C of
trailing edge of the gate signal is shaped and inverted FIG. 3 and charged toward a positive potential from
by switch transistor 59 and coupled to point i of the point C to point D of FIG. 3. In other words, during the
flip-flop 13 via line 61 for resetting the flip-flop and first half of the gate interval, as shown by waveform g
turning off the integrating current to capacitor 52. Re- of FIG. 2, the voltage on capacitor 77 is charged
setting the flip-flop 13 at the trailing edge of the gate, ,- toward a negative potential and during the succeeding
in the absence of the echo signal, prevents the potential second half of the gate interval, as shown by waveform
of capacitor 52 from rising to near +B, potential which h of FIG. 3, the charge on capacitor 77 is charged
could otherwise generate large spikes on the recorded toward a positive potential.
output signal. The integrator 52 is calibrated simply by The potential remaining on the integrating capacitor
adjusting the gate depth potentiometer 35 and current
 65 77 at the end of the second half of the gate interval, i.e.,
limiting variable resistor 49, and by measuring the at point D, is the time x voltage product difference of
depth to the gate trailing edge in the absence of video the squared and selected video echo signal during the
signals. first half and second half of the gate interval. This error
3,802,253
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signal is inverted and impedance matched by transistor
87 and coupled to the active low-pass filter 21 where
it is amplified and coupled through output line 88 to
modify the voltage at the gate-depth-integrating-
control resistor 35, thus moving the gate depth with the 5
error signal.
The error voltage on integrating capacitor 77 is
dumped to zero by the timing pulse, corresponding to
the next succeeding transmitter signal, passed, through
line 89 to an SCR switch configuration of transistors 91 i o
and 92 (dump switch 19) for maintaining zero potential
on the storage capacitor 77 until the leading edge of the
next succeeding gate selected video echo signal is ob-
tained, from whence the integration sequence repeats
itself as described above. 15
The automatic-gate-depth control 18 is unique in
that dual integration is performed with a single integra-
tion capacitor 77 to provide the error signal. The error
signal always operates about zero potential indepen-
dent of the particular selected video echo signal, i.e., it 20
is independent of whether the echo is from the anterior
heart wall or the posterior heart wall.
The automatic-gate-depth contrpl 18, in the auto-
matic mode, is also manually adjustable. For example,
as the gate depth control 35 is moved from zero posi- 25
tion toward, for example, the anterior wall echo, the
output of the operational amplifier 21 on line 88 will
vary from a negative value through zero toward a posi-
tive value, as the gate depth control maintains lock to-
retain the anterior wall echo in the center of the gate 30
interval regardless of the increasing depth control value
of resistance selected by potentiometer 35. However,
when the demanded output voltage of the operational
amplifier 21, on line 88, exceeds the capability of the
operational amplifier 21, the automatic gate depth con- 35
trol 18 will break lock and start moving with rotation
of the gate depth control to the next echo signal at
which point the gate lock sequence will be repeated.
The advantages of an automatic gate depth control
are several. First, the gate width can be narrowed to ob- 40
serve one echo signal, i.e., the mitral valve, and to fol-
low its dynamic motion. Other non-selected cardiac
signals cannot enter the tracking gate to'obscure the
measured data. The electronic tracking gate feature al-
lows measurement of the center of motion of a heart 45
structure, i.e., the mitral valve.
What is claimed is:
1. In an ultrasonic biomedical measuring apparatus;
means for projecting a beam of ultrasonic pulses into
the body of an animal in a direction to be explored;
means for receiving echo pulses returned from portions
of said body intercepting said beam; means for display-
ing information derived from said echo pulses; gate
generating means interposed between'said receiving
and displaying means for selecting certain echo pulses
and for limiting said display of information to that in-
formation contained in said selected echo pulses re-
turning from a portion of said body at a particular dis-
tance within said body along the beam path, said gate
generating means generating a 'gate a predetermined
delay time after each ultrasonic pulse, means coupled
to said gate generating means and said receiving means
for adjusting the time delay of each of said gates rela-
tive to each of said projected pulses; said adjusting
means including, means for comparing the received
echo pulses during succeeding half widths of each gate
to derive an amplitude difference signal, means respon-
sive to said difference signal for shifting the time posi-
tion of said gates to nullify said difference signal,
thereby centering said selected echo pulses within said
gates, said means for comparing said echo pulses dur-
ing succeeding half widths of said gates including,
means for integraging said echo pulses during succeed-
ing half widths of each of said gates and subtracting one
integral from the other to obtain said difference signal.
2. The apparatus of claim 1 wherein the received
echo pulses form an echo signal, and said means for
comparing includes, storage capacitor means, means
for charging said storage capacitor means in accor-
dance with the instantaneous voltage of the echo signal
received during the first half of each of said gates and
means for discharging said charged capacitor means in
accordance with the instantaneous voltage of the echo
signal received during the second half of each of said
gates to produce a residual voltage on said capacitor
means, said residual voltage on said capacitor means
constituting said difference signal.
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